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Optimized Sliding Mode Control to Maximize
Existence Region for Single-Phase Dynamic
Voltage Restorers
Samet Biricik, Member, IEEE, and Hasan Komurcugil, Senior Member, IEEE

Abstract—This paper presents an optimized sliding mode
control (SMC) strategy to maximize existence region for
single-phase dynamic voltage restorers. It is shown analytically that there exists an optimum sliding coefficient which
enlarges the existence region of the sliding mode to its
maximum. Also, it is pointed out that the optimum sliding
coefficient improves the dynamic response. In addition, a
double-band hysteresis control which ensures the switching of a transistor in the voltage source inverter during a
half-cycle while it remains either on or off in the other half
cycle is used to mitigate the switching frequency. The theoretical considerations and analytical results are verified
through computer simulations and experimental results.
Simulation and experimental results show that the proposed
SMC strategy not only compensates the undesired voltage
disturbances and maintains the load voltage at desired level
with low total harmonic distortion, but also exhibits fast dynamic response and operates at reasonably low switching
frequency.
Index Terms—Dynamic voltage restorer, existence region, sliding mode control, voltage harmonic, voltage sag,
voltage swell.

I. INTRODUCTION
OLTAGE disturbances such as voltage sags, swells, and
harmonics existing in the electrical grid have undesired effects on the sensitive loads such as computing devices, communication network, manufacturing process, and adjustable speed
drives [1]. Specially, the voltage sags lead to interruption of the
sensitive loads employed in the industry which cause significant
costs due to loss of production. Generally, power electronics
converters such as shunt active power filters (SAPF) and dynamic voltage restorers (DVR) are used to improve the quality
of power in such sensitive loads and reduce the total harmonic
distortion (THD) of the current and voltage [2], [3]. A DVR
which is a series custom power device offers a prominent solution for protecting the sensitive load from these disturbances.

V

Manuscript received March 31, 2015; revised December 12, 2015,
February 28, 2016, and May 17, 2016; accepted June 25, 2016. Date
of publication July 07, 2016; date of current version August 04, 2016.
Paper no. TII-15-1438.R3. (Corresponding author: Hasan Komurcugil.)
S. Biricik is with the Department of Electrical and Electronic Engineering, European University of Lefke, Lefke, Mersin 10, Turkey and also with
the School of Electrical and Electronic Engineering, Dublin Institute of
Technology, Dublin, Ireland (e-mail: samet@biricikelektrik.com).
H. Komurcugil is with the Eastern Mediterranean University, Famagusta, Mersin 10, Turkey (e-mail: hasan.komurcugil@emu.edu.tr).
Color versions of one or more of the figures in this paper are available
online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TII.2016.2587769

The objective of a DVR is to inject a voltage (known as the compensation voltage) in series with the grid voltage to maintain the
load voltage at desired level for all times.
This objective can be achieved if the DVR is controlled by
an appropriate control strategy. Generally, the control strategy
devised for a DVR should be able to offer a fast dynamic response, high robustness to parameter variations, sinusoidal load
voltage with low THD, and small steady-state errors. In addition, it should be able to generate sinusoidal reference for the
compensation voltage under distorted grid voltage conditions.
Many control strategies for single- and three-phase DVRs
have been devised in the literature for achieving the aforementioned performance requirements [3]–[20]. The feedback
control introduced in [3] and [4] involves intensive computation
to generate the compensation voltage reference. The H-infinity
control strategy proposed in [5] offers robustness in controlling the compensation voltage at the expense of complexity in
the practical implementation. The control method presented in
[6] is based on fuzzy logic which models qualitative aspects of
human knowledge through linguistic IF-THEN rules. However,
the number of IF–THEN rules, shape of membership functions,
and input–output scaling gains are determined by trial-and-error
method. The repetitive control strategy copes with the periodic
disturbances successfully and offers a good steady-state performance, but it suffers from slow dynamics and poor performance
to nonperiodic disturbances [7]. As a remedy to the variable
switching frequency problem existing in the conventional hysteresis control, an alternative hysteresis control operating with
constant switching frequency has been proposed in [8]. However, the high-switching frequency still exists. In [9], different
voltage injection methods are proposed with emphasis on the
reduced rating of the voltage source inverter (VSI). The method
proposed in [10] prevents the saturation of series transformer.
On the other hand, the voltage sag detection methods are also
proposed in [11] and [12].
Recently, new DVR topologies are proposed to achieve the
aforementioned objectives. The interline DVR consists of several DVRs and shares a common dc link connecting independet
feeders [13]. In [14] and [15], the DVR is realized by employing
a multilevel inverter. The control strategies for the transformerless DVR [16], [17] and the storageless DVR [18]–[20] are also
studied.
The abovementioned control strategies yield various advantages and disadvantages related to dynamic response, steadystate error in the load voltage, control circuit complexity, robustness, and switching frequency. The sliding mode control
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(SMC) strategy is a good candidate for offering important advantages like fast dynamic response, strong robustness to parameter variations, and simplicity in practical implementation
[21]–[24]. The SMC involving higher order sliding-modes is
also proposed by Levant [25]. Recently, the adaptive version
of the higher order SMC is proposed for fault reconstruction
for a class of nonlinear uncertain systems where the uncertain
parameters are estimated [26]. The adaptive law was then utilized to reconstruct the existing faults in the system. The SMC
strategy with the aforementioned advantages is applied to the
control of three-phase ac/dc converter [27], dc–dc converters
[28], interleaved converters [29], and single- and three-phase
DVRs [30]–[32]. In [30] and [31], the sliding surface function
is formed by using the inductor current and capacitor voltage errors where the measurements of inductor current and capacitor
voltage are essential. Also, the generation of inductor current
and capacitor voltage references are required in this approach.
Furthermore, the necessity of having two sliding coefficients in
the sliding surface function, not only increases the complexity
of this approach, but also makes the determination of existence
conditions difficult. Although the SMC approach proposed in
[32] eliminates the need of using inductor current error in the
sliding surface function, it still requires two sliding coefficients,
which lead to a difficulty in determining the existence condition
of the sliding mode.
The SMC approach having only the capacitor voltage error
with one sliding coefficient is successfully applied to the control
of single-phase UPS inverters [33], [34]. In [33], it is pointed out
that the sliding coefficient plays an important role in determining
the dynamic response and existence region of the sliding mode.
While small-valued sliding coefficient leads to slow dynamic
response, large valued sliding coefficient may cause undesirable overshoots in the inverter’s output voltage. The rotating
sliding-line-based SMC, which employs a time-varying sliding coefficient, offers an improvement in the dynamic response
without paying attention to the existence region of the sliding
mode [34]. The value of sliding coefficient is increased or decreased according to the values of state variables. However, the
relationship between the dynamic response and existence region
of the sliding mode is not investigated.
In this paper, an optimized SMC strategy is proposed for
single-phase DVRs which guarantees a maximum existence region for the sliding mode and achieves fast dynamic response
without having a risk of overshoots in the compensation voltage.
The optimum value of the sliding coefficient that enlarges the existence region to its maximum is derived analytically. In addition
to the prominent advantages of SMC, a double-band hysteresis
control (DBHC) is used to mitigate the switching frequency
with the result that a switching device is only switched during
a half-cycle, while it remains either on or off in the other half
cycle. The theoretical considerations and analytical results are
verified through computer simulations and experimental results.

Fig. 1.
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Basic circuit diagram of a single-phase DVR.

devices which are operated in such a way that the DVR injects
the required compensation voltage in series with the grid voltage
(vg = Vg sin(ωt)) through a series transformer. The transformer
also provides an electrical isolation between the VSI and grid.
The grid impedance is denoted by Zg . The equations describing
the operation of DVR are
Lf

dif
= vi − v c
dt

(1)

Cf

dvc
= if − ig
dt

(2)

where ig is the grid current, if is the inductor current, vc is the
compensation voltage, vi = uVdc is the output voltage of VSI,
u is the control input, Vdc is the chargeable dc power supply, Lf
is the filter inductance, and Cf is the filter capacitance. The protection of sensitive load from the voltage disturbances existing
in the grid can be achieved if the voltage on the series transformer (compensation voltage) is controlled. The relationship
between the injected, grid, and load voltages can be written as
vc (t) = vg (t) − vL (t).

(3)

It is clear from (3) that when there is no disturbance in the grid
voltage (i.e., no voltage sags, swells, and harmonic distortion),
the load voltage, which is required to be a sine wave with desired
amplitude and frequency, is equal to the grid voltage. In this
case, the compensation voltage is zero. However, in the case of
voltage disturbances in the grid voltage, the DVR should inject
a compensation voltage so that the load voltage is not affected
from the disturbances occurring in the grid. In order to achieve
this, a compensation voltage reference vc∗ generation (described
in Section III-C) is essential.
Now, let us define the compensation voltage error x1 and its
derivative as
x1 = vc − vc∗

(4)

II. MODELING AND OPERATION PRINCIPLE

x2 = ẋ1 = v̇c − v̇c∗

(5)

Fig. 1 shows the basic circuit diagram of a single-phase DVR.
The DVR consists of an H-bridge VSI with four switching

where ẋ1 denotes the derivative of x1 , v̇c denotes the derivative
of vc . The behavior of the DVR in terms of x1 and x2 can be
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written as
ẋ1 = x2

(6)

ẋ2 = ω02 (−x1 + uVdc + D(t)Vdc )

(7)

where ω02 = 1/Lf Cf and D(t) is the disturbance term defined
as
1 ∗ Lf Cf dv̇c∗
Lf dig
−
.
(8)
D(t) = −
v −
Vdc dt
Vdc c
Vdc dt
It should be noted that D(t) is a time-dependent function.
III. SMC AND VOLTAGE SAG/SWELL DETECTION

A. SMC With Maximum Existence Region

Fig. 2.

Existence regions of the sliding mode.

The sliding surface function is defined as
S = λx1 + x2

(9)

where λ is a positive sliding coefficient. The synthesis of S requires the calculation of x1 and x2 , while the calculation of x1
requires measurement of vc , the calculation of x2 is possible
either by measuring the capacitor current and multiplying it by
1/Cf or differentiating x1 . In fact, the proposed controller was
resulting in satisfactory performance when x2 is calculated in
both ways. Clearly, the value of Cf is needed if the former is
preferred in calculating x2 . This means that the robustness and
matched uncertainty are not always guaranteed in a SMC-based
approach. It is shown in [33] that any uncertainty in Cf (or a
deviation from its nominal value) used in the controller does
not have a considerable effect on the robustness of the system.
However, it is worth to note that synthesizing S employing the
capacitor current requires an additional current sensor. On the
other hand, if the differentiation of x1 is employed in calculating x2 , there is no need to use additional sensor. Although,
the differentiation amplifies the noise in the input signal, it resulted in a satisfactory performance in the experimental studies
(see Section IV).
When the system enters into the sliding mode (S = 0 ⇒
x2 = −λx1 ), the state variables are forced to move on the sliding
surface toward the origin (x1 = 0 and x2 = 0). The sliding mode
is described by the following first-order equation:
ẋ1 = x2 = −λx1

(10)

Equation (10) represents a line passing through the origin
with a slope equal to −λ. The time derivative of (9) can be
written as
Ṡ = λẋ1 + ẋ2 .

(11)

(12)

Since, S = 0 and Ṡ = 0 in the sliding mode, then from (11)
the following equation can be obtained:
ẋ2 = −λẋ1 .

(13)

Substituting ẋ1 = x2 into (13) yields
ẍ1 + λẋ1 = 0.

x1 (t) = x1 (0)es 1 t

(14)

(15)

where s1 equals to −λ and denotes the pole of sliding-mode
dynamics. Clearly, the sliding mode does not depend on the filter
parameters (ω02 ) and disturbance D(t). Despite the voltage sags
or swells existing in the grid voltage, the compensation voltage
error (x1 (t)) converges to zero in the steady state. This can
be interpreted as the strong robustness of the SMC strategy
against voltage sag and swells. Hence, the SMC requires only
the selection of λ. However, selection of λ should be done
such that the existence of sliding mode is guaranteed. Once the
existence of sliding mode is guaranteed, the system trajectories
are directed to the sliding line and slide along the sliding line
toward the origin. To ensure the existence of sliding mode,
the sliding surface function S and its derivative Ṡ should have
opposite signs and satisfy the following condition [23], [35]:
S Ṡ < 0.

(16)

If the control input u is defined as
u = −sign(S)

(17)

then, the existence conditions of the sliding mode can be derived
as follows:
Case I: S < 0 ⇒ u = 1 :
Ṡ > 0 ⇒ l1 (t) = Ṡ = −ω02 x1 + λx2 + d1 (t) > 0.

(18)

Case II: S > 0 ⇒ u = −1 :
Ṡ < 0 ⇒ l2 (t) = Ṡ = −ω02 x1 + λx2 + d2 (t) < 0.

(19)

In (18) and (19), d1 (t) and d2 (t) are defined as
d1 (t) = ω02 Vdc + D(t)

Substituting (6) and (7) into (11) gives
Ṡ = −ω02 x1 + λx2 + ω02 Vdc (u + D(t))

The solution of (14) is given by

d2 (t) =

−ω02 Vdc

+ D(t).

(20)
(21)

Equations (18) and (19) denote two parallel lines which determine the boundaries of the existence regions in the (x1 , x2 )plane as shown in Fig. 2. It is clear that the sliding line ((S = 0))
divides the (x1 , x2 )-plane into two regions. The sliding mode
occurs on the segment of the sliding line that covers both regions
(red line between S1 and S2 ) where the state trajectory is directed toward the sliding line by an appropriate switching action
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(u = 1 if S < 0 or u = −1 if S > 0) in each region. The existence region is determined by three lines l1 (t) = 0, l2 (t) = 0,
and S = 0. The sliding-mode operation exists and starts immediately when the state trajectory hits the sliding line between S1
and S2 . Then, the system states are forced to slide along S = 0
toward the origin. Hence, the maximum existence region occurs
when the distance between S1 and S2 is a maximum.
For stability reasons, the existence region should be kept
as large as possible. Line l1 (t) intersects x1 and x2 axes at
points L1 = d1 (t)/ω02 and L1 = −d1 (t)/λ. Similarly, line l2 (t)
intersects x1 and x2 axes at points L2 = d2 (t)/ω02 and L2 =
−d2 (t)/λ. Among these intersection points, only L1 and L2 are
dependent on λ. The x1 and x2 intercepts of points S1 and S2
can be determined by solving (18) and (19) during the sliding
mode (S = 0). Setting (9), (18), and (19) to zero and solving
for x1 and x2 yields


S1 = (x1 , x2 ) =

S2 = (x1 , x2 ) =

ω02 Vd c + D(t) −λ (ω02 Vd c + D(t))
,
ω02 + λ2
ω02 + λ2
−ω02 Vd c + D(t) λ (ω02 Vd c − D(t))
,
ω02 + λ2
ω02 + λ2



(22)

. (23)

Equations (22) and (23) imply that the points S1 and S2
are also dependent on λ. Hence, when there is a change in λ,
the points L1 , L2 , S1 , and S2 are also changed accordingly,
which clearly shows that the existence region is controlled with
the selection of λ. It is clear from Fig. 2 that the maximum
existence region occurs when the distance between S1 and S2 is
maximum. After doing some algebraic operations, the distance
between S1 and S2 (S1 S2 ) can easily be obtained as
√
2ω02 Vdc λ2 + 1
S1 S2 =
.
(24)
ω02 + λ2
It is obvious from (24) that S1 S2 is time invariant. Now, let
us investigate the effect of changing λ on S1 S2 . The plot of (24)
versus λ obtained with the parameters used in the simulation
and experimental system (see Table II) is depicted in Fig. 3.
From Fig. 3(a), it can be seen that S1 S2 increases and then
decreases as λ is increased. It is clear from (24) that the value
of S1 S2 depends on Vdc as well. For the typical values of λ
and Vdc , the maximum value of S1 S2 is usually a large value.
Taking derivative of (24) with respect to λ, setting the resulting
equation to zero and solving for λ gives

λm = ω02 − 2
(25)
where λm is the optimum sliding coefficient. Equation (25) gives
the value of λ that corresponds to the maximum value of S1 S2 .
Hence, the maximum existence region of the sliding mode can
be guaranteed when λ is set to λm . Also, it can be observed from
Fig. 3(b) that S1 S2 increases if λ is increased within a range
of 0 < λ ≤ λm and vice versa. Therefore, selecting λ = λm not
only enlarges the existence region to its maximum, but also
makes the dynamic response of the compensation voltage faster
[see (15)]. However, it is worth to note that, using λ < λm (or
λ > λm ) would slow down (or speed up) the dynamic response
and may cause stability problems due to the reduced size of the
existence region for the selected λ values as shown in Fig. 3.

Fig. 3. Plot of S 1 S 2 versus λ. (a) 0 < λ < 5 × 10 4 . (b) Enlarged view
for 0 < λ < 10 4 .

However, when λ is set to λm , the optimized SMC becomes
dependent on ω02 , which affects the position of pole s1 and S1 S2
in case of uncertainty in ω02 . Let us investigate the effect of variations in Lf and Cf on the desired λ and S1 S2 . The values
of S1 S2 and λm that correspond to the ±10% variations in Lf
and Cf are computed from (24) and (25), respectively, and are
recorded into Table I together with the percent changes in λm
and S1 S2 . Clearly, the effect of parameter variations on λm and
S1 S2 is small when the variation occurs only in one component.
In the case of simultaneous variations in both components, while
λm deviates 9.09%/11.11% from its optimum value, the deviation in S1 S2 is computed to be 0.46%/0.55%, which is totally
negligible. This clearly shows that while ±10% variation in Lf
and Cf changes the position of the closed-loop pole s1 by 9.09%
toward the origin (or 11.11% away from the origin), its effect
on the size of the existence region is very small.

B. Double-Band Hysteresis Control
Due to the finite-time delay of the control computations, the
direct implementation of (17) causes the VSI to operate with infinite switching frequency, which is not possible in practice. Since
it is impossible to switch the control at infinite rate, chattering
(high-frequency oscillations) exists at the origin. Chattering involves high control activity which may excite the unmodeled dynamics. Although the reduction and analysis of chattering have
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TABLE I
EFFECT OF PARAMETER VARIATIONS ON λm AND S 1 S 2
L f (mH)

No variation in L f and C f
± 10% variation in C f
± 10% variation in L f
± 10% variation in L f and C f

λ

C f (μF)

0.7
0.7
0.77/0.63
0.77/0.63

50
55/45
50
55/45

λm

Change in λm (%)

×10 3

Change in S 1 S 2 (%)

5345.2
5096.5/5634.4
5096.5/5634.4
4859.3/5939.1

0
4.65/5.41
4.65/5.41
9.09/11.11

3207.1
3203.5/3202.7
3203.5/3202.7
3192.6/3189.4

0
0.12/0.14
0.12/0.14
0.46/0.55

TABLE II
SYSTEM PARAMETERS
Description and Symbol
Grid voltage amplitude, V g
Grid impedance, Z L
Grid frequency, f g
Series transformer turns ratio
DC voltage, V d c
Filter inductance, L f
Filter capacitance, C f
Sensitive load (series RL)
Sampling time, T s

S1 S2

Value
√
230 2 V
1 m Ω and 0.1 mH
50 Hz
1:1
600 V
0.7 mH
50 μF
54 Ω and 30 mH
35 μs

under in the sliding mode can be determined. Generally, there
are two types of hysteresis control methods: single- and DBHC.
In [33], the switching frequency expressions for single- and
DBHC methods are derived analytically, where the switching
frequency plots are also presented for comparison. From this
comparison, it can be noticed that the DBHC leads to a much
smaller switching frequency than that of the single-band hysteresis control. Smaller switching frequency is the result of having
a three-level voltage at the output of VSI (vi ). Therefore, in this
study, the DBHC is employed to control the VSI and reduce the
chattering effect.
Hence, the control input in (17) is replaced by the following
function:
u=
⎧
⎪
⎪
⎪ u1 = 1
⎪
⎨ u1 = 0
⎪
⎪ u1 = 1
⎪
⎪
⎩ u1 = 0

u2 = 0 u3 = 0 u4 = 1 if S hits − h
u2 = 1 u3 = 0 u4 = 1 if S hits 0

during − ve
cycle of S

u2 = 0 u3 = 0 u4 = 1 if S hits + h
u2 = 1 u3 = 0 u4 = 1 if S hits 0

during + ve
cycle of S
(26)

Fig. 4.

Double-band hysteresis switching in one-cycle.

been proposed recently in [36] and [37], the popular approach to
eliminate the chattering effect is to introduce a boundary layer
around the sliding line. There are different types of boundary
layer approaches such as the ideal saturation control, the practical relay control, and the practical saturation control [35]. In
the ideal saturation control, although the system is driven to the
boundary layer, the sliding mode does not exist since the trajectory is not forced to remain on the sliding line S = 0. In the case
of practical saturation control, the hysteresis characteristic exists, but the sliding mode does not exist. Also, the analysis of the
system under consideration with the practical saturation control
is complicated. In this study, the practical relay control with
hysteresis characteristic is adopted [35]. The hysteresis characteristic implies that the switching occurs on the hysteresis band
widths (S = −h and S = +h), which causes the existence of
a nonideal sliding mode. An important consequence of using
the practical relay control is that the solution of the system

where h is the hysteresis band width in S, u1 , u2 , u3 , and u4
denote the driving signals of the switching devices T1 , T2 , T3 ,
and T4 , respectively. As a consequence of replacing the sign
function in (17) with (26), the sliding-surface function is forced
to remain in the defined hysteresis bands and from this point of
view, the DBHC approach is equivalent to the pseudo-SMC.
Fig. 4 shows a typical double-band hysteresis switching in one
cycle [38]. When S < 0 in the half-cycle, the switching occurs
for T1 and T2 on one leg of the inverter. Similarly, when S > 0
in the other half-cycle, the switching is done between T3 and T4
on the second leg of the inverter. At the start of Ton , T1 is turned
ON and T2 is turned OFF when S hits the hysteresis boundary
at −h. As soon as T1 is turned ON, S changes its direction and
moves toward zero. At the start of Toﬀ , T1 is turned OFF and T2
is turned ON when S hits the hysteresis boundary at S = 0. The
switching of T3 and T4 occurs in the similar way for S > 0 in
the other half-cycle.
The idea of replacing the sign function by a hysteresis band
plays an important role in controlling the switching frequency
of the inverter. However, the relationship between the switching
frequency and the hysteresis band together with other parameters is very crucial and should be investigated for a practical
application. Here, the switching frequency computation is based
on the assumption that the state variables x1 and x2 are negligibly small in the steady state. Taking this assumption into
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consideration, (12) can be approximated as
Ṡ ∼
=

ω02 Vdc

(u + D(t)) .

(27)

Assuming that the sensitive load draws a sinusoidal current
iL = IL sin(ωt − φ), the instantaneous switching frequency
during half-cycle (0 ≤ θ = ωt ≤ π) can be derived as [33]
fsw =
where

Ton

1
ω 2 Vdc
M sin θ − M 2 sin2 θ
= 0
+ Toﬀ
h


M12 + M22 + 2M1 M2 sin φ


Vc∗
ω2
M1 =
1− 2
Vdc
ω0
M =

M2 =

ωLf IL
Vdc

(28)

(29)
(30)
(31)

where Vc∗ is the amplitude of compensation voltage reference.
In the derivation of (28), the disturbance term was taken as
D(t) = M cos(ωt − π/2). It should be noted that Ton + Toﬀ is
the switching period for T1 and T2 in the half-cycle, where T3
is OFF and T4 is continuously ON. The overall switching period
of the inverter in one-cycle is twice of Ton + Toﬀ , which in turn
results in half of fsw . Hence, the average switching frequency
in one-cycle can easily be obtained as [33]


M
ω 2 Vdc M 2
−
fsw ,av = 0
.
(32)
2h
π
2
Equation (32) implies that the average switching frequency
is dependent on many parameters such as h, ω0 , Vdc , and M .

C. Determination of Voltage Sag/Swell and Harmonic
Voltage
The associated control system is required to generate the
reference load voltage (or reference grid voltage) waveform
which will be processed to determine the amount of voltage
sags/swells that occur on the grid [39]. As a first step, a sine wave
template synchronized with the grid voltage can be obtained by
dividing the measured grid voltage with the amplitude of the
grid voltage determined by the peak detector as follows:
sin(ωt) =

vg (t)
.
Vg

(33)

Then, the desired reference load voltage can easily
√ be generated by multiplying the target amplitude 230 2 with the
generated sine wave template as follows:
√
(34)
vL∗ (t) = 230 2 sin(ωt).
Thereafter, the voltage differences on the grid voltage can be
determined by subtracting the reference load voltage from the
measured grid voltage as
Δvg (t) = vg (t) − vL∗ (t).

(35)

Equation (35) determines the amount of voltage sag or voltage
swell on the grid.

1491

On the other hand, it is well known that the grid voltage is
usually distorted by the voltage harmonics. In such a case, the
control strategy should also be able to determine these harmonics and inject a compensation voltage with the same amplitude
and 180◦ phase difference to those of the grid voltage harmonics so as to maintain a sinusoidal voltage at the load terminals.
The determination of voltage harmonics is usually achieved by
processing the grid voltage using special algorithms at the expense of increased complexity. In this study, a self-tuning filter
(STF) is utilized for detecting the harmonics on the grid. A lot of
work has been reported on the control of single- and three-phase
SAPFs based on STF. However, the STF has only been applied
to three-phase DVR system to reduce the effects of distorted
grid voltages [40]. This method is obtained from the integration
of the synchronous reference [41], and is defined as
H(s) =

s + jω
Vxy (s)
= 2
Uxy (s)
s + ω2

(36)

where Vxy (s) and Uxy (s) are the input and output signals of the
STF algorithm, respectively. Using the inverse Laplace transform, it can be shown that the impulse response of the STF is
given by
h(t) = cos(ωt) + j sin(ωt) = ej ω t .

(37)

It is clear that the STF is a filter with complex coefficients,
describing a complex sinusoid. Given a cosine function on one
of the inputs and a sine function on the other input, it adaptively
seeks to generate a complex sinusoid. For the three-phase power
system, the in-phase and quadrature-phase components (vα and
vβ ) are made available via Clark (or Park) transform [42]. In the
studied single-phase system, there is only one sinusoidal input.
Therefore, there is a requirement for a second signal, which is
90◦ out of phase with the single-phase input signal. Biricik
et al. [43] applied this approach to a single-phase SAPF.
The main idea is to consider the sensed grid voltage as an
in-phase component (sine function), vα (t) = vg (t). Then, the
quadrature-phase component can be synthesised by phaseshifting vα (t) as
vβ (t) = sin(ωt + 90◦ ) = cos(ωt).

(38)

In order to have unity magnitude, i.e., |H(s)| = 0 dB, a constant K is incorporated into (36) as
H(s) =

(s + K)jω
Vxy (s)
=K
.
Uxy (s)
(s + K)2 + ω 2

(39)

The undistorted in-phase and quadrature-phase voltage components (v̄α and v̄β ) can be obtained by processing their distorted
components (vα and vβ ) with the STF algorithm resulting in
v̄α (s) =

K
ω
(vα (s) − v̄α (s)) − v̄β (s)
s
s

(40)

K
ω
(vβ (s) − v̄β (s)) + v̄α (s).
(41)
s
s
The undistorted quadrature-phase voltage can be considered
as the filtered grid voltage
v̄β (s) =

v̄g (t) = v̄α (t).

(42)
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Fig. 6.
Fig. 5.

Block diagram of the proposed SMC strategy.

Real-time laboratory set up with OPAL-RT.

Thereafter, the voltage harmonic components of the grid can
be obtained by
ṽg (t) = vg (t) − v̄α (t).

(43)

Finally, the total compensation voltage reference can be determined by adding ṽg (t) to the voltage differences on the grid
defined in (35) as
vc∗ (t) = ṽg (t) + Δvg (t).

(44)

Hence, the proposed control strategy injects the compensation
voltage into the grid which tracks the reference given in (44) in
the case of voltage sags/swells and distortions on the grid.
IV. SIMULATION AND EXPERIMENTAL RESULTS
The effectiveness and feasibility of the proposed SMC
strategy have been verified by simulations and experiments.
Simulations were carried out by MATLAB/Simulink. The experimental performance of the proposed SMC was observed in
a real-time environment by using OPAL-RT real-time platform
and its associated tools. This platform allows designers to test
prototypes in a realistic environment by using the hardwarein-the loop approach [44]–[46]. The proposed SMC strategy
modeled in Simulink is embedded into the OPAL-RT by using
the RT-LAB software which communicates among the sensing boards, OP5142- reconfigurable board, and host computer.
The field programmable gate array (FPGA) technologies such as
Xilinx Spartan-3 FPGA can be easily incorporated into RT-LAB
by using OP5142. The results are observed in a digital storage oscilloscope connected to OPAL-RT via mini-BNC probes.
Fig. 5 shows the real-time laboratory setup using the OPALRT platform. The system parameters used in the simulation and
experimental studies are given in Table II.
The sliding coefficient was set to λm = ω02 − 2 = 5345.2
in accordance with (25). The other control parameters were
selected as K = 100 and h = 25 × 104 . The block diagram of
the proposed SMC is shown in Fig. 6. The measured voltages
(vg , vc , and vL ) are scaled down by a factor of 1/100. In the
experimental system, the dc voltage Vdc is obtained from a
battery group.

Fig. 7. Simulated and experimental responses of v g , v c , and v L for a
voltage sag in the grid voltage from 230–120 V. (a) Simulation. (b) Experiment (CH1 (v g ): 200 V/div, CH2 (v c ): 200 V/div, CH3 (v L ): 200 V/div).
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Fig. 8. Simulated and experimental responses of v g , v c , and v L for
a voltage sag in the grid voltage from 120–230 V. (a) Simulation.
(b) Experiment (CH1 (v g ): 200 V/div, CH2 (v c ): 200 V/div, CH3 (v L ):
200 V/div).

Fig. 7 shows the simulated and experimental dynamic responses of the grid voltage vg , compensation voltage vc , and
load voltage vL before and during a voltage sag on the grid voltage from 230 to 120 V (rms). As can be seen in Fig. 7(a) and
(b), the compensation voltage on the secondary side of transformer is quite close to zero before the occurrence of the voltage
sag. When the voltage sag occurs, the compensation voltage is
successfully generated by the proposed DVR and injected into
the system through the series transformer. As a result of this,
the voltage on the load terminals is not affected from the grid
fluctuation.
Fig. 8 shows the simulated and experimental dynamic responses of the grid, inverter, and load voltages when the grid
voltage is increased from 120 V (rms) to its nominal (desired)
value 230 V (rms). From Figs. 7 and 8, it is evident that during the voltage fluctuations, the load voltage is dynamically
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Fig. 9. Simulated and experimental responses of v g , v c , and v L for a
voltage swell in the grid voltage (270 V). (a) Simulation. (b) Experiment
(CH1 (v g ): 200 V/div, CH2 (v c ): 200 V/div, CH3 (v L ): 200 V/div).

maintained at desired level without having any interruption
on the load voltage and stability problem in the sliding
mode. This shows the effectiveness of the proposed optimized
SMC with maximum existence region and optimum sliding
coefficient.
Fig. 9 shows the simulated and experimental steady-state response of vg , vc , and vL for a voltage swell in the grid voltage
(270 V). Despite the voltage swell in the grid voltage, the load
voltage is maintained at the desired level which is 230 V (rms)
and the sensitive load is protected from this voltage increment
in the grid voltage. The compensation of this voltage swell is
achieved successfully with the help of DVR by injecting a compensation voltage having 180◦ -phase difference to those of the
grid voltage. Simulation and experimental results show a close
agreement.
Fig. 10 shows the simulated and experimental steady-state
response of vg , vc , and vL under highly distorted grid voltage.
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Fig. 11.
(b) v L .
Fig. 10. Simulated and experimental responses of v g , v c , and v L under
highly distorted grid voltage. (a) Simulation. (b) Experiment (CH1 (v g ):
200 V/div, CH2 (v c ): 200 V/div, CH3 (v L ): 200 V/div).

It is obvious that the DVR injects the necessary compensation
voltage to protect the sensitive load from the distorted grid
voltage. Despite the distorted grid voltage, the load voltage is
sinusoidal and maintained at desired level. THDs of the grid and
load voltages were measured as 17.53% and 1.8%, respectively.
The spectrums of the grid and load voltages obtained experimentally are depicted in Fig. 11. It is clear from Fig. 11(a) that
the distorted grid voltage contains 3rd-, 5th-, and 7th-order harmonics. However, these harmonics are suppressed in the load
voltage as shown in Fig. 11(b).
Fig. 12 shows the simulated and experimental control signals
(u1 , u2 , u3 , and u4 ) for the switching devices obtained with
the DBHC for the case shown in Fig. 7. Clearly, no switching occurs when there is no voltage sag in the grid voltage.
However, when a voltage sag occurs, the control signals are
generated in such a way that the switching devices T1 and T2
are switched ON and OFF, while T4 is always ON and T3 is

Experimental spectrums of v g and v L (50 Hz/div). (a) v g .

always OFF during the positive half-cycle. Similarly, T3 and T4
are switched ON and OFF, while T2 is always ON and T1 is always
OFF during the negative half-cycle. It is obvious that such switching leads to a lower switching frequency than that obtained
by the conventional single-band hysteresis scheme. Using the
parameters listed in Table I, the average switching frequency
is computed as 4.49 kHz, which is quite reasonable for such
application.
Fig. 13 shows the simulated and experimental responses of
sliding surface function in the steady state. It can be seen that
the sliding surface function has three levels as described in
Section III-B, verifying the correct operation of the proposed
control strategy. Also, the simulation and experimental results
are seen to be in good agreement.
Fig. 14 shows the experimental responses of grid, inverter,
and load voltages for a step change in Vdc from 600 to 550 V
and back to 600 V again during a voltage sag existing in the grid
voltage. It is obvious that the inverter voltage is not affected
from the variations in Vdc .
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Fig. 12. Simulated and experimental driving signals for the switching devices T 1 , T 2 , T 3 , and T 4 for the case shown in Fig. 6. (a) u 1 and u 4 .
(b) u 2 and u 3 . (c) u 1 and u 4 . (d) u 2 and u 3 .

Fig. 13.

Simulated and experimental responses of S in the steady state. (a) Simulation. (b) Experiment.
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Fig. 14. Experimental responses of v g , v c , and v L for a step change
in V d c from 600–550 V and back to 600 V again during a voltage sag in
the grid. (CH1 (v g ): 200 V/div, CH2 (v c ): 200 V/div, CH3 (v L ): 200 V/div).

V. CONCLUSION
In this paper, the SMC of single-phase DVR with guaranteed
maximum existence region is proposed. The proposed SMC
guarantees a maximum existence region by employing an optimum sliding coefficient in the sliding surface function. The
value of optimum sliding coefficient is determined analytically
by analyzing the expressions which bound the existence region
of the sliding mode. It is pointed out that the use of optimum
sliding coefficient not only maximizes the existence region, but
also achieves faster dynamic response. In addition, a DBHC
scheme which ensures the switching of a transistor in the VSI
during a half-cycle while it remains either ON or OFF in the other
cycle is used to mitigate the switching frequency. The theoretical considerations and analytical results are verified through
computer simulations and experimental results. Simulation and
experimental results show that the proposed SMC strategy is
quite successful in maintaining the desired sinusoidal voltage
at load terminals in case of voltage sags, swells, and distortions
in the grid. An important consequence of using the proposed
SMC is that the load voltage is maintained at desired level with
low THD, the existence region is guaranteed which leads to a
faster dynamic response, the practical implementation is quite
easy and low switching frequency operation is possible.
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